東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Energy efficient memory speculation ...

Munday, David Alexander.

FindBook

Google Book

Amazon

博客來

Energy efficient memory speculation with memory latency tolerance supporting sequential consistency without a coherence protocol.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Energy efficient memory speculation with memory latency tolerance supporting sequential consistency without a coherence protocol./
作者:	Munday, David Alexander.
面頁冊數:	105 p.
附註:	Source: Dissertation Abstracts International, Volume: 74-08(E), Section: B.
Contained By:	Dissertation Abstracts International74-08B(E).
標題:	Engineering, Computer. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3558002
ISBN:	9781303021329

Energy efficient memory speculation with memory latency tolerance supporting sequential consistency without a coherence protocol.
Munday, David Alexander.

Energy efficient memory speculation with memory latency tolerance supporting sequential consistency without a coherence protocol. - 105 p.

Source: Dissertation Abstracts International, Volume: 74-08(E), Section: B.

Thesis (Ph.D.)--University of California, Santa Cruz, 2013.

Modern out-of-order processor architectures focus significantly on the high performance execution of memory operations. Because memory instructions pose ordering requirements, their execution becomes a significant bottleneck for out-of-order execution, particularly slow executing loads.

ISBN: 9781303021329Subjects--Topical Terms:

1669061
Engineering, Computer.

Energy efficient memory speculation with memory latency tolerance supporting sequential consistency without a coherence protocol.
LDR:02588nam a2200325 4500 001 1960321
005 20140611111835.5
008 150210s2013 ||||||||||||||||| ||eng d
020 $a 9781303021329
035 $a (MiAaPQ)AAI3558002
035 $a AAI3558002
040 $a MiAaPQ $c MiAaPQ
100 1 $a Munday, David Alexander. $3 2095951
245 1 0 $a Energy efficient memory speculation with memory latency tolerance supporting sequential consistency without a coherence protocol.
300 $a 105 p.
500 $a Source: Dissertation Abstracts International, Volume: 74-08(E), Section: B.
500 $a Adviser: Jose Renau.
502 $a Thesis (Ph.D.)--University of California, Santa Cruz, 2013.
520 $a Modern out-of-order processor architectures focus significantly on the high performance execution of memory operations. Because memory instructions pose ordering requirements, their execution becomes a significant bottleneck for out-of-order execution, particularly slow executing loads.
520 $a Many high-overhead structures such as StoreSets, Load Queues and Store Queues are included in these processors to support memory speculation in an attempt to relax these ordering hazards wherever possible. However, each of these structures presents a new and significant source of energy consumption and design complexity to processor architects.
520 $a The execution of memory instructions becomes further complicated by the introduction of multi-core processors. Memory coherence is needed which often requries a coherence protocol and interconnection network. Additionally, the timing and ordering of memory instructions' execution between cores can have critical impacts on program functionality and output which programmers must concern themselves with in the form of a memory consistency model.
520 $a This work proposes a decoupled memory execution verification mechanism that supports memory speculation without costly, complex, and scaling limited structures. This in-order verification can reduce the average energy dissipation by over 16% with a simpler design that removes the Load and Store queues, StoreSets, and even invalidation-based cache coherence protocols. These benefits are realized by a system providing the straight-forward and intuitive Sequential Consistency memory consistency model.
590 $a School code: 0036.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Computer Science. $3 626642
650 4 $a Engineering, General. $3 1020744
690 $a 0464
690 $a 0984
690 $a 0537
710 2 $a University of California, Santa Cruz. $b Computer Engineering. $3 2094083
773 0 $t Dissertation Abstracts International $g 74-08B(E).
790 $a 0036
791 $a Ph.D.
792 $a 2013
793 $a English
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3558002