東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Flexible Architectures for Enhanced ...

Chang, Jed Kao-Tung.

Linked to FindBook

Google Book

Amazon

博客來

Flexible Architectures for Enhanced Security.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Flexible Architectures for Enhanced Security./
Author:	Chang, Jed Kao-Tung.
Description:	149 p.
Notes:	Source: Dissertation Abstracts International, Volume: 73-12(E), Section: B.
Contained By:	Dissertation Abstracts International73-12B(E).
Subject:	Engineering, Computer. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3518799
ISBN:	9781267507839

Flexible Architectures for Enhanced Security.
Chang, Jed Kao-Tung.

Flexible Architectures for Enhanced Security. - 149 p.

Source: Dissertation Abstracts International, Volume: 73-12(E), Section: B.

Thesis (Ph.D.)--University of California, Irvine, 2012.

Security is paramount in modern Information Technology (IT) systems, and cryptography is a crucial component of data integrity and confidentiality. However, executing cryptography applications on general-purpose processors raises two concerns: performance and security. First, cryptography applications have very high performance overhead due to their high transmission rate and large number of computational operations. Also, if purely implemented by software, they can be tampered by some malicious but smarter malware. The purpose of this research is to address these two issues by using computer architecture methodology to enhance security / cryptography mechanisms in modern industrial and academic technologies.

ISBN: 9781267507839Subjects--Topical Terms:

1669061
Engineering, Computer.

Flexible Architectures for Enhanced Security.
LDR:03436nam 2200289 4500 001 1957273
005 20131202131326.5
008 150210s2012 ||||||||||||||||| ||eng d
020 $a 9781267507839
035 $a (UMI)AAI3518799
035 $a AAI3518799
040 $a UMI $c UMI
100 1 $a Chang, Jed Kao-Tung. $3 2092138
245 1 0 $a Flexible Architectures for Enhanced Security.
300 $a 149 p.
500 $a Source: Dissertation Abstracts International, Volume: 73-12(E), Section: B.
500 $a Adviser: Jean-Luc Gaudiot.
502 $a Thesis (Ph.D.)--University of California, Irvine, 2012.
520 $a Security is paramount in modern Information Technology (IT) systems, and cryptography is a crucial component of data integrity and confidentiality. However, executing cryptography applications on general-purpose processors raises two concerns: performance and security. First, cryptography applications have very high performance overhead due to their high transmission rate and large number of computational operations. Also, if purely implemented by software, they can be tampered by some malicious but smarter malware. The purpose of this research is to address these two issues by using computer architecture methodology to enhance security / cryptography mechanisms in modern industrial and academic technologies.
520 $a This dissertation completed a workload characterization on a selected set of cryptographic benchmarks. Their characteristics of program structures and arithmetic / logic operations are representative of modern cryptography design. Upon characterizing these structures and operations, their performance-intensive parts were determined. Then the performance of these hotspots of cryptography algorithms was evaluated in the computational and memory perspective on different architectures. The identified hotspot (performance-intensive) part of each benchmark is implemented into hardware. The results demonstrated that hardware assisted solution for cryptography application can achieve superior performance, low hardware cost, and low power consumption.
520 $a The dissertation also demonstrates that memory access operations are the real performance bottleneck that is overlooked by previous research. It proposes the concept Load-Store Block (LSB)—a pair of Load and Store instructions with the same effective address, and with some instructions inside the block. Thus, Processor-in-Memory (PIM) was chosen to be a suitable architecture. The low latency, high memory bandwidth, and high data-parallelism features of PIM features are suitable for the LSB-Memory Bound application in asymmetric and some modes of symmetric encryption algorithms where data can be processed in parallel. Also, the hardware's feature that no pins or buses are exposed between the processor and memory will make it difficult for hardware attack, thus improving the architecture's security. In addition, PIM can be reconfigured to implement the new cryptography standard design or deal with some potential attack immediately. Our results show that it has a superior performance with low hardware cost and power consumption compared to other software implementations.
590 $a School code: 0030.
650 4 $a Engineering, Computer. $3 1669061
690 $a 0464
710 2 $a University of California, Irvine. $b Electrical and Computer Engineering - Ph.D. $3 1670048
773 0 $t Dissertation Abstracts International $g 73-12B(E).
790 1 0 $a Gaudiot, Jean-Luc, $e advisor
790 $a 0030
791 $a Ph.D.
792 $a 2012
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3518799