東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Power and clock distribution network...

Wang, Kai.

Linked to FindBook

Google Book

Amazon

博客來

Power and clock distribution networks optimization for deep sub-micron designs.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Power and clock distribution networks optimization for deep sub-micron designs./
Author:	Wang, Kai.
Description:	127 p.
Notes:	Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4752.
Contained By:	Dissertation Abstracts International65-09B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3145775
ISBN:	0496035746

Power and clock distribution networks optimization for deep sub-micron designs.
Wang, Kai.

Power and clock distribution networks optimization for deep sub-micron designs. - 127 p.

Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4752.

Thesis (Ph.D.)--University of California, Santa Barbara, 2004.

Computations in integrated circuits are carried out by the synchronized transportation of electro-charges from the primary inputs to the primary outputs of the circuits. Power and clock networks deliver global signals needed to do the computations. Delivering a time-varying current at a constant supply voltage with nominal variations is the purpose of the power distribution network. Whereas the clock signal defines a temporal reference for data movement, a clock distribution network delivers the clock signal from the clock source to the clock pins of registers. To provide high-quality clock signal, a designer must consider clock skew, power dissipation, and phase delay (latency) in the clock network design.

ISBN: 0496035746Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Power and clock distribution networks optimization for deep sub-micron designs.
LDR:04280nmm 2200301 4500 001 1849747
005 20051207081947.5
008 130614s2004 eng d
020 $a 0496035746
035 $a (UnM)AAI3145775
035 $a AAI3145775
040 $a UnM $c UnM
100 1 $a Wang, Kai. $3 1022259
245 1 0 $a Power and clock distribution networks optimization for deep sub-micron designs.
300 $a 127 p.
500 $a Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4752.
500 $a Chair: Malgorzata Marek-Sadowska.
502 $a Thesis (Ph.D.)--University of California, Santa Barbara, 2004.
520 $a Computations in integrated circuits are carried out by the synchronized transportation of electro-charges from the primary inputs to the primary outputs of the circuits. Power and clock networks deliver global signals needed to do the computations. Delivering a time-varying current at a constant supply voltage with nominal variations is the purpose of the power distribution network. Whereas the clock signal defines a temporal reference for data movement, a clock distribution network delivers the clock signal from the clock source to the clock pins of registers. To provide high-quality clock signal, a designer must consider clock skew, power dissipation, and phase delay (latency) in the clock network design.
520 $a The integrity of power and clock signals significantly impacts the overall system performance and reliability. The performances of the power and clock distribution networks are also closely correlated, because power supply variations affect the clock timing while clock switching is one of the main sources of power supply noise. Technology scaling over the past few decades has enabled integrated circuits to speed up the computation rate with increasing clock frequencies, but the increase in the number of computing elements comes at the cost of higher power dissipation. The trend toward increasing power and clock frequency while reducing power supply voltage often causes the power supply and clock networks to experience larger amount of noise.
520 $a The timing characteristics of a clock signal also significantly affect the potential performance of combinational circuits. The potential performance indicates how much improvement could be made through future optimization and can be effectively measured by the so-called potential slack, which is the maximal amount of slack that can be potentially used for optimization. Furthermore, potential slack of a logic block is affected by the signal arrival and required times at the primary inputs and outputs, which in turn are decided by the arrival times of the clock signals at the launching flip-flops. The clock arrival times can be adjusted through clock skew scheduling. For a system consisting of a set of combinational logic blocks and a clock distribution network feeding clock signals to each block, a synergistic blend of potential slack calculation and clock skew scheduling could improve the total potential slack of all logic blocks in the system.
520 $a In this dissertation, we focus on the problems of optimizing power and clock distribution networks for deep sub-micron designs. This dissertation consists of three parts. In the first part, we propose a new power supply network optimization methodology based on the multi-grid technique. In the second part, we propose a novel clock network sizing technique subject to general skew constraints. Our technique is based on sequential linear programming and time-domain analysis to provide accurate delay and skew results, and takes into account the impact of power supply variations. We also demonstrate its application to peak current reduction. In the third part, we first present a linear-programming based approach for potential slack calculation, and then we combine our technique with clock network optimization to further improve the total potential slack of all the combinational logic blocks.
590 $a School code: 0035.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a University of California, Santa Barbara. $3 1017586
773 0 $t Dissertation Abstracts International $g 65-09B.
790 1 0 $a Marek-Sadowska, Malgorzata, $e advisor
790 $a 0035
791 $a Ph.D.
792 $a 2004
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3145775