東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Design and characterization of layer...

Casperson, Julie Diane.

FindBook

Google Book

Amazon

博客來

Design and characterization of layered tunnel barriers for nonvolatile memory applications.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Design and characterization of layered tunnel barriers for nonvolatile memory applications./
作者:	Casperson, Julie Diane.
面頁冊數:	142 p.
附註:	Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4769.
Contained By:	Dissertation Abstracts International65-09B.
標題:	Engineering, Materials Science. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3147952
ISBN:	0496070517

Design and characterization of layered tunnel barriers for nonvolatile memory applications.
Casperson, Julie Diane.

Design and characterization of layered tunnel barriers for nonvolatile memory applications. - 142 p.

Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4769.

Thesis (Ph.D.)--California Institute of Technology, 2004.

The main limitations of floating gate memory devices (Flash memory) are the long program (microsecond) and erase times (millisecond) inherent to the charging of floating gates using Fowler-Nordheim tunneling. An alternative to the integration of homogeneous dielectric tunnel barriers present in standard Flash memory is to use "layered" tunnel barriers made of high-k heterostructures. This allows for an effective lowering in barrier height under applied bias, resulting in shorter write/erase times while maintaining long retention times.

ISBN: 0496070517Subjects--Topical Terms:

1017759
Engineering, Materials Science.

Design and characterization of layered tunnel barriers for nonvolatile memory applications.
LDR:03431nmm 2200325 4500 001 1847784
005 20051108095757.5
008 130614s2004 eng d
020 $a 0496070517
035 $a (UnM)AAI3147952
035 $a AAI3147952
040 $a UnM $c UnM
100 1 $a Casperson, Julie Diane. $3 1935815
245 1 0 $a Design and characterization of layered tunnel barriers for nonvolatile memory applications.
300 $a 142 p.
500 $a Source: Dissertation Abstracts International, Volume: 65-09, Section: B, page: 4769.
500 $a Adviser: Harry A. Atwater.
502 $a Thesis (Ph.D.)--California Institute of Technology, 2004.
520 $a The main limitations of floating gate memory devices (Flash memory) are the long program (microsecond) and erase times (millisecond) inherent to the charging of floating gates using Fowler-Nordheim tunneling. An alternative to the integration of homogeneous dielectric tunnel barriers present in standard Flash memory is to use "layered" tunnel barriers made of high-k heterostructures. This allows for an effective lowering in barrier height under applied bias, resulting in shorter write/erase times while maintaining long retention times.
520 $a To assess these types of dielectric structures, tunneling probability simulations were performed using an effective mass-model, allowing us to predict current-voltage (I-V) characteristics and optimize the layered tunnel barrier structure. Based on our results, we correlated dielectric constants and band offsets with respect to silicon in order to help identify possible materials from which to construct these layered barriers. This survey allowed for the determination of promising high-k materials heterostructures: Si3N 4/Al2O3/Si3Nu/Si3N 4 and HfO2/Al2O3/HfO2.
520 $a We performed a series of physical and electrical characterization experiments on single-layer as well as two- and three-layer structures of Si3N 4, Al2O3, and HfO2. Transmission electron microscopy and IV measurements were used to correlate the physical effects of high-temperature annealing on the electrical properties of the films, allowing us to determine the ideal processing conditions. Construction of Fowler-Nordheim plots from experimental IN data gave qualitative evidence of barrier lowering in the multi-layer structures.
520 $a We developed a bias-dependent photoemission technique for quantitative determination of the band-offsets between silicon and our dielectric barriers, which is found to be highly dependent on the applied bias. For SiO2 (and other single-layer materials), image potential barrier lowering simulations predict the barrier profile as a function of voltage, allowing us to report the band-offsets for these materials in a more complete way than was previously possible. Also, by characterizing multi-layer structures of HfO2 and Al2O3, we have been able to quantitatively measure the effective barrier height of these structures over a wide range of biases and prove barrier lowering. Analysis by an electrostatic model allowed us to accurately simulate the barrier lowering results over all voltage ranges.
590 $a School code: 0037.
650 4 $a Engineering, Materials Science. $3 1017759
650 4 $a Chemistry, Physical. $3 560527
650 4 $a Physics, General. $3 1018488
690 $a 0794
690 $a 0494
690 $a 0605
710 2 0 $a California Institute of Technology. $3 726902
773 0 $t Dissertation Abstracts International $g 65-09B.
790 1 0 $a Atwater, Harry A., $e advisor
790 $a 0037
791 $a Ph.D.
792 $a 2004
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3147952