東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Channel-limited high-speed links: M...

Stojanovic, Vladimir.

FindBook

Google Book

Amazon

博客來

Channel-limited high-speed links: Modeling, analysis and design.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Channel-limited high-speed links: Modeling, analysis and design./
作者:	Stojanovic, Vladimir.
面頁冊數:	153 p.
附註:	Source: Dissertation Abstracts International, Volume: 65-11, Section: B, page: 5951.
Contained By:	Dissertation Abstracts International65-11B.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3153043
ISBN:	0496134884

Channel-limited high-speed links: Modeling, analysis and design.
Stojanovic, Vladimir.

Channel-limited high-speed links: Modeling, analysis and design. - 153 p.

Source: Dissertation Abstracts International, Volume: 65-11, Section: B, page: 5951.

Thesis (Ph.D.)--Stanford University, 2005.

Today's high-speed interfaces are limited by the bandwidth of the communication channel, tight power constraints and noise sources that differ from those in standard communication systems. The bandlimited channels make straight circuit solutions inefficient, and the power constraints make standard digital communication approaches infeasible. This thesis presents a system-level link design approach, integrating the noise and channel properties with communication algorithms and circuit-level power and speed constraints.

ISBN: 0496134884Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Channel-limited high-speed links: Modeling, analysis and design.
LDR:03392nmm 2200313 4500 001 1843231
005 20051011093335.5
008 130614s2005 eng d
020 $a 0496134884
035 $a (UnM)AAI3153043
035 $a AAI3153043
040 $a UnM $c UnM
100 1 $a Stojanovic, Vladimir. $3 1931473
245 1 0 $a Channel-limited high-speed links: Modeling, analysis and design.
300 $a 153 p.
500 $a Source: Dissertation Abstracts International, Volume: 65-11, Section: B, page: 5951.
500 $a Adviser: Mark A. Horowitz.
502 $a Thesis (Ph.D.)--Stanford University, 2005.
520 $a Today's high-speed interfaces are limited by the bandwidth of the communication channel, tight power constraints and noise sources that differ from those in standard communication systems. The bandlimited channels make straight circuit solutions inefficient, and the power constraints make standard digital communication approaches infeasible. This thesis presents a system-level link design approach, integrating the noise and channel properties with communication algorithms and circuit-level power and speed constraints.
520 $a Our model incorporates accurate statistics of the dominant link noise sources. Mapping the timing noise into effective voltage noise reveals the critical impact of high-frequency transmit jitter. The capacity of typical high-speed link backplane channels is shown to be between 50 and 100 Gb/s, which is much higher than 3 Gb/s data rates of currently deployed baseband links.
520 $a To improve these practical links, we solve the power-constrained optimal linear precoding problem and formulate a bit-error rate (BER) driven optimization, including all link-specific noise sources and hardware constraints. We show that practical data rates are mainly limited by inter-symbol interference due to complexity constraints on the number of equalizer taps. The slicer resolution and sampling jitter limit the higher bandwidth utilization provided by multi-level modulations. Better circuits could improve this utilization to more than 2 bits/dimension. With current circuit precision, links with both PAM2 and PAM4 modulation, and a combination of transmit pre-emphasis and decision-feedback equalization (DFE) achieve 5--12 Gb/s data rates.
520 $a With only minor modifications, the hardware needed to implement a PAM4 system can be used in a loop-unrolled single-tap DFE receiver. To get the maximum performance from either technique in practice, the link has to adapt itself to the channel. We designed a low-cost adaptive equalizer using data-based update filtering, which minimizes the required sampler front-end hardware and reduces the implementation cost in multi-level signaling schemes. A transceiver chip was fabricated in a 0.13 mum CMOS process to investigate dual-mode PAM2/PAM4 operation and the modifications of the standard adaptive algorithms necessary to operate in high-speed link environments. The experimental data match the statistical link model predictions extremely well, within a couple of mV, even at BERs lower than the required 10-15.
590 $a School code: 0212.
650 4 $a Engineering, Electronics and Electrical. $3 626636
650 4 $a Computer Science. $3 626642
690 $a 0544
690 $a 0984
710 2 0 $a Stanford University. $3 754827
773 0 $t Dissertation Abstracts International $g 65-11B.
790 1 0 $a Horowitz, Mark A., $e advisor
790 $a 0212
791 $a Ph.D.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3153043