東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Design, modeling, and analysis of ne...

Xu, Jiang.

Linked to FindBook

Google Book

Amazon

博客來

Design, modeling, and analysis of networks-on-chip for systems-on-chip .

Record Type:	Electronic resources : Monograph/item
Title/Author:	Design, modeling, and analysis of networks-on-chip for systems-on-chip ./
Author:	Xu, Jiang.
Description:	180 p.
Notes:	Source: Dissertation Abstracts International, Volume: 68-03, Section: B, page: 1849.
Contained By:	Dissertation Abstracts International68-03B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3255852

Design, modeling, and analysis of networks-on-chip for systems-on-chip .
Xu, Jiang.

Design, modeling, and analysis of networks-on-chip for systems-on-chip . - 180 p.

Source: Dissertation Abstracts International, Volume: 68-03, Section: B, page: 1849.

Thesis (Ph.D.)--Princeton University, 2007.

Systems-on-Chip (SoCs) are attractive platforms for embedded computing, because integrating a system or a complex subsystem on a single chip provides better performance, reliability, and cost per function. The performance of an SoC is decided not only by the performance of functional units composing it but also by the efficiency with which these functional units communicate. It is the SoC's communication architecture which decides the cooperation efficiency. As the complexity of SoCs increases, on-chip communication cost also increases, and low power management requires more flexible communication schemes. Furthermore, over each technology generation, while shrinking feature sizes reduce gate delays exponentially, global wire delays increase exponentially at the same time. This work studies the communication subsystems of SoCs and their codesign with computation and memory subsystems. First, we proposed a novel on-chip communication architecture, the Application-Specific Network-on-Chip (ASNoC). ASNoCs achieve higher performance and lower cost than regular-topology Networks-on-Chip (NoCs) by using hierarchies, irregular topologies, floorplan estimation, and selected protocols. We proposed a systematic ASNoC design methodologies, compatible with current hardware/software codesign flows. Using the methodology, we designed ASNoCs for two SoCs. Results show that the ASNoCs offer significantly higher performance and lower cost than regular-topology NoCs. Second, we proposed a general design methodology for on-chip communication architectures. Our methodology formalizes on-chip communication architecture designs; it can design, model, and analyze all types of on-chip communication architectures. Different communication architectures can be designed at the same time and evaluated based on the same standard. Using this methodology, we designed and compared bus-based and crossbar-based architectures for an SoC in the 130 nm technology. Third, we proposed a novel on-chip interconnection structure, called wave-pipelined interconnection. Wave-pipelined interconnection is pipelined without using latches. It uses less power and delivers a much higher throughput. It is suitable for globally asynchronous and locally synchronous clock schemes. In the 70 nm technology, wave-pipelined interconnection achieves 10 GHz and an 80 Gbps throughput, and eliminates 88% of delay variations caused by crosstalk noise.Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Design, modeling, and analysis of networks-on-chip for systems-on-chip .
LDR:03273nmm 2200265 4500 001 1833530
005 20071009090554.5
008 130610s2007 eng d
035 $a (UMI)AAI3255852
035 $a AAI3255852
040 $a UMI $c UMI
100 1 $a Xu, Jiang. $3 1922229
245 1 0 $a Design, modeling, and analysis of networks-on-chip for systems-on-chip .
300 $a 180 p.
500 $a Source: Dissertation Abstracts International, Volume: 68-03, Section: B, page: 1849.
500 $a Adviser: Wayne Wolf.
502 $a Thesis (Ph.D.)--Princeton University, 2007.
520 $a Systems-on-Chip (SoCs) are attractive platforms for embedded computing, because integrating a system or a complex subsystem on a single chip provides better performance, reliability, and cost per function. The performance of an SoC is decided not only by the performance of functional units composing it but also by the efficiency with which these functional units communicate. It is the SoC's communication architecture which decides the cooperation efficiency. As the complexity of SoCs increases, on-chip communication cost also increases, and low power management requires more flexible communication schemes. Furthermore, over each technology generation, while shrinking feature sizes reduce gate delays exponentially, global wire delays increase exponentially at the same time. This work studies the communication subsystems of SoCs and their codesign with computation and memory subsystems. First, we proposed a novel on-chip communication architecture, the Application-Specific Network-on-Chip (ASNoC). ASNoCs achieve higher performance and lower cost than regular-topology Networks-on-Chip (NoCs) by using hierarchies, irregular topologies, floorplan estimation, and selected protocols. We proposed a systematic ASNoC design methodologies, compatible with current hardware/software codesign flows. Using the methodology, we designed ASNoCs for two SoCs. Results show that the ASNoCs offer significantly higher performance and lower cost than regular-topology NoCs. Second, we proposed a general design methodology for on-chip communication architectures. Our methodology formalizes on-chip communication architecture designs; it can design, model, and analyze all types of on-chip communication architectures. Different communication architectures can be designed at the same time and evaluated based on the same standard. Using this methodology, we designed and compared bus-based and crossbar-based architectures for an SoC in the 130 nm technology. Third, we proposed a novel on-chip interconnection structure, called wave-pipelined interconnection. Wave-pipelined interconnection is pipelined without using latches. It uses less power and delivers a much higher throughput. It is suitable for globally asynchronous and locally synchronous clock schemes. In the 70 nm technology, wave-pipelined interconnection achieves 10 GHz and an 80 Gbps throughput, and eliminates 88% of delay variations caused by crosstalk noise.
590 $a School code: 0181.
650 4 $a Engineering, Electronics and Electrical. $3 626636
650 4 $a Computer Science. $3 626642
690 $a 0544
690 $a 0984
710 2 0 $a Princeton University. $3 645579
773 0 $t Dissertation Abstracts International $g 68-03B.
790 1 0 $a Wolf, Wayne, $e advisor
790 $a 0181
791 $a Ph.D.
792 $a 2007
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3255852