東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Novel design techniques to reduce si...

LaMeres, Brock J.

FindBook

Google Book

Amazon

博客來

Novel design techniques to reduce simultaneous switching noise in VLSI packaging.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Novel design techniques to reduce simultaneous switching noise in VLSI packaging./
作者:	LaMeres, Brock J.
面頁冊數:	194 p.
附註:	Source: Dissertation Abstracts International, Volume: 66-09, Section: B, page: 4990.
Contained By:	Dissertation Abstracts International66-09B.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3190356
ISBN:	9780542327391

Novel design techniques to reduce simultaneous switching noise in VLSI packaging.
LaMeres, Brock J.

Novel design techniques to reduce simultaneous switching noise in VLSI packaging. - 194 p.

Source: Dissertation Abstracts International, Volume: 66-09, Section: B, page: 4990.

Thesis (Ph.D.)--University of Colorado at Boulder, 2005.

Advances in VLSI design and fabrication technologies have led to a dramatic increase in the on-chip performance of integrated circuits. The transistor delay in an integrated circuit is no longer the bottleneck to system performance as it has historically been in past decades. System performance is now limited by the electrical parasitics of the packaging interconnect. Noise sources such as supply bounce, signal coupling, and reflections all result in reduced performance. These factors arise due to the parasitic inductance and capacitance of the packaging interconnect. While advanced packaging can aid in reducing the parasitics, the cost and time associated with the design of a new package is often not suited for the majority of VLSI designs. This work presents techniques to model and improve performance the performance of VLSI designs without moving toward advanced packaging. A single, unified mathematical framework is presented that predicts the performance of a given package depending on the package parasitics and bus configuration used. The performance model is shown to be accurate to within 10% of analog simulator results which are much more computationally expensive. Using information about the package, a methodology is presented to select the most cost-effective bus width for a given package. In addition, techniques are presented to encode off-chip data so as to avoid the switching patterns that lead to increased noise. The reduced noise level that results from encoding the off-chip data translates into increased bus performance even after accounting for the encoder overhead. Performance improvements of up to 225% are reported using the encoding techniques. Finally, a compensation technique is presented that matches the impedance of the package interconnect to the impedance of the system, resulting in reduced reflected noise. The compensation technique is shown to reduce reflected noise as much as 400% for broadband frequencies up to 3GHz. The techniques presented in this work are described in general terms so as not to limit the approach to any particular technology. At the same time, the techniques are validated using existing technologies to prove their effectiveness.

ISBN: 9780542327391Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Novel design techniques to reduce simultaneous switching noise in VLSI packaging.
LDR:03099nmm 2200265 4500 001 1824778
005 20061206120150.5
008 130610s2005 eng d
020 $a 9780542327391
035 $a (UnM)AAI3190356
035 $a AAI3190356
040 $a UnM $c UnM
100 1 $a LaMeres, Brock J. $3 1086099
245 1 0 $a Novel design techniques to reduce simultaneous switching noise in VLSI packaging.
300 $a 194 p.
500 $a Source: Dissertation Abstracts International, Volume: 66-09, Section: B, page: 4990.
500 $a Director: Sunil P. Khatri.
502 $a Thesis (Ph.D.)--University of Colorado at Boulder, 2005.
520 $a Advances in VLSI design and fabrication technologies have led to a dramatic increase in the on-chip performance of integrated circuits. The transistor delay in an integrated circuit is no longer the bottleneck to system performance as it has historically been in past decades. System performance is now limited by the electrical parasitics of the packaging interconnect. Noise sources such as supply bounce, signal coupling, and reflections all result in reduced performance. These factors arise due to the parasitic inductance and capacitance of the packaging interconnect. While advanced packaging can aid in reducing the parasitics, the cost and time associated with the design of a new package is often not suited for the majority of VLSI designs. This work presents techniques to model and improve performance the performance of VLSI designs without moving toward advanced packaging. A single, unified mathematical framework is presented that predicts the performance of a given package depending on the package parasitics and bus configuration used. The performance model is shown to be accurate to within 10% of analog simulator results which are much more computationally expensive. Using information about the package, a methodology is presented to select the most cost-effective bus width for a given package. In addition, techniques are presented to encode off-chip data so as to avoid the switching patterns that lead to increased noise. The reduced noise level that results from encoding the off-chip data translates into increased bus performance even after accounting for the encoder overhead. Performance improvements of up to 225% are reported using the encoding techniques. Finally, a compensation technique is presented that matches the impedance of the package interconnect to the impedance of the system, resulting in reduced reflected noise. The compensation technique is shown to reduce reflected noise as much as 400% for broadband frequencies up to 3GHz. The techniques presented in this work are described in general terms so as not to limit the approach to any particular technology. At the same time, the techniques are validated using existing technologies to prove their effectiveness.
590 $a School code: 0051.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a University of Colorado at Boulder. $3 1019435
773 0 $t Dissertation Abstracts International $g 66-09B.
790 1 0 $a Khatri, Sunil P., $e advisor
790 $a 0051
791 $a Ph.D.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3190356