東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Deterministic dynamic element matchi...

Jiang, Hanjun.

FindBook

Google Book

Amazon

博客來

Deterministic dynamic element matching: An enabling technology for SoC built-in-self-test.

紀錄類型:	書目-電子資源 : Monograph/item
正題名/作者:	Deterministic dynamic element matching: An enabling technology for SoC built-in-self-test./
作者:	Jiang, Hanjun.
面頁冊數:	106 p.
附註:	Source: Dissertation Abstracts International, Volume: 67-01, Section: B, page: 0435.
Contained By:	Dissertation Abstracts International67-01B.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3200431
ISBN:	9780542477690

Deterministic dynamic element matching: An enabling technology for SoC built-in-self-test.
Jiang, Hanjun.

Deterministic dynamic element matching: An enabling technology for SoC built-in-self-test. - 106 p.

Source: Dissertation Abstracts International, Volume: 67-01, Section: B, page: 0435.

Thesis (Ph.D.)--Iowa State University, 2005.

The analog-to-digital converter (ADC) is a key building block of today's high-volume systems-on-a-chip (SoCs). Built-in-self-test (BIST) is the most promising solution to testing deeply-embedded ADCs. Cost-effective stimulus source with on-chip integrability has been viewed as the bottleneck of ADC BIST, and consequentially the bottleneck of SoC BIST and BIST-based self-calibration. The deterministic dynamic element matching (DDEM) technique has been proposed as a solution to this problem.

ISBN: 9780542477690Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Deterministic dynamic element matching: An enabling technology for SoC built-in-self-test.
LDR:03229nmm 2200301 4500 001 1824146
005 20061128082948.5
008 130610s2005 eng d
020 $a 9780542477690
035 $a (UnM)AAI3200431
035 $a AAI3200431
040 $a UnM $c UnM
100 1 $a Jiang, Hanjun. $3 1913236
245 1 0 $a Deterministic dynamic element matching: An enabling technology for SoC built-in-self-test.
300 $a 106 p.
500 $a Source: Dissertation Abstracts International, Volume: 67-01, Section: B, page: 0435.
500 $a Major Professor: Degang Chen.
502 $a Thesis (Ph.D.)--Iowa State University, 2005.
520 $a The analog-to-digital converter (ADC) is a key building block of today's high-volume systems-on-a-chip (SoCs). Built-in-self-test (BIST) is the most promising solution to testing deeply-embedded ADCs. Cost-effective stimulus source with on-chip integrability has been viewed as the bottleneck of ADC BIST, and consequentially the bottleneck of SoC BIST and BIST-based self-calibration. The deterministic dynamic element matching (DDEM) technique has been proposed as a solution to this problem.
520 $a In this work, rigorous theoretical analysis is presented to show the performance of a DDEM digital-to-analog converter (DAC) as an ADC linearity test stimulus source. Guided by the insight obtained this analysis, a systematic approach for cost-effective DDEM DAC design is proposed. Two generations of DDEM DACs have been designed, fabricated, and measured. 12-bit equivalent linearity was achieved from the first DDEM DAC with 8-bit apparent resolution and less than 5-bit raw linearity after systematic error compensation. The achieved 12-bit linearity outperforms any on-chip stimulus source in literature. Based on the first design, a new DDEM DAC with 12-bit apparent resolution, 10-bit raw linearity, and 9-bit DDEM switching was designed with improved design technique. This DAC was fabricated in standard 0.5-pm CMOS technology with a core die area of 2 mm2. Clear ramp signals could be observed on an oscilloscope when the DDEM DAC was clocked at 100 MHz. Laboratory testing results confirmed that the new DDEM DAC achieved at least a 16-bit equivalent linearity; this was limited by the available instrumentation, which has 18-bit linearity. It outperforms any previously reported on-chip stimulus source in terms of ADC BIST performance by 5 bits. The robust performance, low cost, and short design cycle for on-chip implementation make DDEM an enabling technology for SoC BIST and self-calibration.
520 $a Two new approaches based on DDEM are developed to further boost the die area efficiency, improving the basic DDEM approach. The first is termed segmented DDEM, and the second is dither-incorporated DDEM (DiDDEM). It has been shown through mathematical analysis and simulation that these can maintain the performance of the basic DDEM approach while greatly reducing the implementation cost.
590 $a School code: 0097.
650 4 $a Engineering, Electronics and Electrical. $3 626636
650 4 $a Computer Science. $3 626642
690 $a 0544
690 $a 0984
710 2 0 $a Iowa State University. $3 1017855
773 0 $t Dissertation Abstracts International $g 67-01B.
790 1 0 $a Chen, Degang, $e advisor
790 $a 0097
791 $a Ph.D.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3200431