東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

VLSI design optimization for lifting...

Li, Jian.

Linked to FindBook

Google Book

Amazon

博客來

VLSI design optimization for lifting scheme DWT.

Record Type:	Electronic resources : Monograph/item
Title/Author:	VLSI design optimization for lifting scheme DWT./
Author:	Li, Jian.
Description:	70 p.
Notes:	Source: Masters Abstracts International, Volume: 44-02, page: 0996.
Contained By:	Masters Abstracts International44-02.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1428951
ISBN:	9780542330575

VLSI design optimization for lifting scheme DWT.
Li, Jian.

VLSI design optimization for lifting scheme DWT. - 70 p.

Source: Masters Abstracts International, Volume: 44-02, page: 0996.

Thesis (M.S.)--Michigan State University, 2005.

Neuroprosthetics can benefit greatly from area and power efficient signal processing circuitry suitable for implanting alongside miniature neural probes that interface to the nervous system. This thesis identifies an optimal VLSI architecture for computing a 1-dimensional multilevel discrete wavelet transform for multiple electrode channels simultaneously. The architecture is based on the lifting-scheme for wavelet computation and integer fixed-point precision for real-time processing under constraints imposed by implantability requirements. Two different computational node designs have been explored and compared to identify an optimal approach that minimizes power and chip area for a given number of levels and channels. Low power and low size computation elements: multiplier and adder ware realized. Results demonstrate that on-chip computation is feasible prior to data transmission.

ISBN: 9780542330575Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

VLSI design optimization for lifting scheme DWT.
LDR:01707nmm 2200265 4500 001 1822208
005 20061127121700.5
008 130610s2005 eng d
020 $a 9780542330575
035 $a (UnM)AAI1428951
035 $a AAI1428951
040 $a UnM $c UnM
100 1 $a Li, Jian. $3 1270327
245 1 0 $a VLSI design optimization for lifting scheme DWT.
300 $a 70 p.
500 $a Source: Masters Abstracts International, Volume: 44-02, page: 0996.
500 $a Adviser: Andrew Mason.
502 $a Thesis (M.S.)--Michigan State University, 2005.
520 $a Neuroprosthetics can benefit greatly from area and power efficient signal processing circuitry suitable for implanting alongside miniature neural probes that interface to the nervous system. This thesis identifies an optimal VLSI architecture for computing a 1-dimensional multilevel discrete wavelet transform for multiple electrode channels simultaneously. The architecture is based on the lifting-scheme for wavelet computation and integer fixed-point precision for real-time processing under constraints imposed by implantability requirements. Two different computational node designs have been explored and compared to identify an optimal approach that minimizes power and chip area for a given number of levels and channels. Low power and low size computation elements: multiplier and adder ware realized. Results demonstrate that on-chip computation is feasible prior to data transmission.
590 $a School code: 0128.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a Michigan State University. $3 676168
773 0 $t Masters Abstracts International $g 44-02.
790 1 0 $a Mason, Andrew, $e advisor
790 $a 0128
791 $a M.S.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1428951