東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

A study of process variations and th...

Gopalakrishnan, Srinivasan.

Linked to FindBook

Google Book

Amazon

博客來

A study of process variations and their impact analysis in RF circuits.

Record Type:	Electronic resources : Monograph/item
Title/Author:	A study of process variations and their impact analysis in RF circuits./
Author:	Gopalakrishnan, Srinivasan.
Description:	66 p.
Notes:	Source: Masters Abstracts International, Volume: 44-04, page: 1927.
Contained By:	Masters Abstracts International44-04.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1431957
ISBN:	9780542499371

A study of process variations and their impact analysis in RF circuits.
Gopalakrishnan, Srinivasan.

A study of process variations and their impact analysis in RF circuits. - 66 p.

Source: Masters Abstracts International, Volume: 44-04, page: 1927.

Thesis (M.S.E.E.)--State University of New York at Buffalo, 2006.

This thesis presents an in-depth empirical research to understand the impact of process variations in RF Circuits. We present a hierarchical two phase approach to study the impact of process based variations on device characteristics and circuit-level performance as well. The simulations based on Monte-Carlo techniques have been conducted extensively at different levels to gauge the impact of process variations. Such sensitivity analysis helps to identify the critical components for various RF Cores at both layout/fabrication level, as well as circuit-level, which affect the performance of the system in the face of process based variations. This knowledge helps designers make necessary changes in the design phase to improve yield at the production stage. Thus, the hierarchical defect mapping based on device/component performance and sensitivity helps in optimizing circuit design by suitable consideration of component topologies for robust design. From a testing perspective, the defect analysis can help identify realistic faults which are bound to occur in RF Circuits. This helps to reduce the test signal generation effort to detect different types of faults in these circuits, which in turn results in cost savings in the testing process. This work also focuses on exploratory investigations to find alternative techniques to Monte-Carlo simulation based approach. Further, new ideas based on extending fault equivalence concepts between catastrophic and parametric faults for ease of test generation in RF Circuits have also been presented. (Abstract shortened by UMI.)

ISBN: 9780542499371Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

A study of process variations and their impact analysis in RF circuits.
LDR:02520nmm 2200277 4500 001 1821357
005 20061115073017.5
008 130610s2006 eng d
020 $a 9780542499371
035 $a (UnM)AAI1431957
035 $a AAI1431957
040 $a UnM $c UnM
100 1 $a Gopalakrishnan, Srinivasan. $3 1910541
245 1 2 $a A study of process variations and their impact analysis in RF circuits.
300 $a 66 p.
500 $a Source: Masters Abstracts International, Volume: 44-04, page: 1927.
500 $a Advisers: James J. Whalen; Shambhu J. Upadhyaya.
502 $a Thesis (M.S.E.E.)--State University of New York at Buffalo, 2006.
520 $a This thesis presents an in-depth empirical research to understand the impact of process variations in RF Circuits. We present a hierarchical two phase approach to study the impact of process based variations on device characteristics and circuit-level performance as well. The simulations based on Monte-Carlo techniques have been conducted extensively at different levels to gauge the impact of process variations. Such sensitivity analysis helps to identify the critical components for various RF Cores at both layout/fabrication level, as well as circuit-level, which affect the performance of the system in the face of process based variations. This knowledge helps designers make necessary changes in the design phase to improve yield at the production stage. Thus, the hierarchical defect mapping based on device/component performance and sensitivity helps in optimizing circuit design by suitable consideration of component topologies for robust design. From a testing perspective, the defect analysis can help identify realistic faults which are bound to occur in RF Circuits. This helps to reduce the test signal generation effort to detect different types of faults in these circuits, which in turn results in cost savings in the testing process. This work also focuses on exploratory investigations to find alternative techniques to Monte-Carlo simulation based approach. Further, new ideas based on extending fault equivalence concepts between catastrophic and parametric faults for ease of test generation in RF Circuits have also been presented. (Abstract shortened by UMI.)
590 $a School code: 0656.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a State University of New York at Buffalo. $3 1017814
773 0 $t Masters Abstracts International $g 44-04.
790 1 0 $a Whalen, James J., $e advisor
790 1 0 $a Upadhyaya, Shambhu J., $e advisor
790 $a 0656
791 $a M.S.E.E.
792 $a 2006
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1431957