東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Power and yield-aware design and tes...

Bhunia, Swarup.

Linked to FindBook

Google Book

Amazon

博客來

Power and yield-aware design and test of nano-scale CMOS circuits.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Power and yield-aware design and test of nano-scale CMOS circuits./
Author:	Bhunia, Swarup.
Description:	224 p.
Notes:	Source: Dissertation Abstracts International, Volume: 66-08, Section: B, page: 4384.
Contained By:	Dissertation Abstracts International66-08B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3185708
ISBN:	0542273535

Power and yield-aware design and test of nano-scale CMOS circuits.
Bhunia, Swarup.

Power and yield-aware design and test of nano-scale CMOS circuits. - 224 p.

Source: Dissertation Abstracts International, Volume: 66-08, Section: B, page: 4384.

Thesis (Ph.D.)--Purdue University, 2005.

Over the last few decades, semiconductor industry has been fueled by exponential growth in computing power resulting from aggressive miniaturization of device geometry. As device integration and design complexity increase drastically with technology scaling, design and test professionals face major challenges. Leakage current increases exponentially with scaling. Increasing power dissipation and power density have also emerged as important design considerations and major barrier to scaling. Moreover, process parameter variations pose a major yield concern. In my doctoral research, I have addressed some of the major challenges in design and test of nanoscale VLSI systems. I have developed efficient design techniques to reduce system power in both standby and active mode while maintaining performance. Application of these techniques to architectural and logic-level of design abstraction has been addressed. To improve test cost and confidence. I have considered developing design techniques, which are low power and at the same time, testable. Finally. I have explored a novel defect-based-test solution to test CMOS circuits using the dynamic supply current. I have proposed wavelet transform based current signature analysis for efficient failure detection in digital and analog circuits and fault localization in digital circuits.

ISBN: 0542273535Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Power and yield-aware design and test of nano-scale CMOS circuits.
LDR:02193nmm 2200265 4500 001 1818475
005 20060908145752.5
008 130610s2005 eng d
020 $a 0542273535
035 $a (UnM)AAI3185708
035 $a AAI3185708
040 $a UnM $c UnM
100 1 $a Bhunia, Swarup. $3 1531288
245 1 0 $a Power and yield-aware design and test of nano-scale CMOS circuits.
300 $a 224 p.
500 $a Source: Dissertation Abstracts International, Volume: 66-08, Section: B, page: 4384.
500 $a Major Professor: Kaushik Roy.
502 $a Thesis (Ph.D.)--Purdue University, 2005.
520 $a Over the last few decades, semiconductor industry has been fueled by exponential growth in computing power resulting from aggressive miniaturization of device geometry. As device integration and design complexity increase drastically with technology scaling, design and test professionals face major challenges. Leakage current increases exponentially with scaling. Increasing power dissipation and power density have also emerged as important design considerations and major barrier to scaling. Moreover, process parameter variations pose a major yield concern. In my doctoral research, I have addressed some of the major challenges in design and test of nanoscale VLSI systems. I have developed efficient design techniques to reduce system power in both standby and active mode while maintaining performance. Application of these techniques to architectural and logic-level of design abstraction has been addressed. To improve test cost and confidence. I have considered developing design techniques, which are low power and at the same time, testable. Finally. I have explored a novel defect-based-test solution to test CMOS circuits using the dynamic supply current. I have proposed wavelet transform based current signature analysis for efficient failure detection in digital and analog circuits and fault localization in digital circuits.
590 $a School code: 0183.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a Purdue University. $3 1017663
773 0 $t Dissertation Abstracts International $g 66-08B.
790 1 0 $a Roy, Kaushik, $e advisor
790 $a 0183
791 $a Ph.D.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3185708