東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Design verification for sequential s...

Zhang, Liang.

Linked to FindBook

Google Book

Amazon

博客來

Design verification for sequential systems at various abstraction levels.

Record Type:	Electronic resources : Monograph/item
Title/Author:	Design verification for sequential systems at various abstraction levels./
Author:	Zhang, Liang.
Description:	139 p.
Notes:	Source: Dissertation Abstracts International, Volume: 65-12, Section: B, page: 6577.
Contained By:	Dissertation Abstracts International65-12B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3157759
ISBN:	049690079X

Design verification for sequential systems at various abstraction levels.
Zhang, Liang.

Design verification for sequential systems at various abstraction levels. - 139 p.

Source: Dissertation Abstracts International, Volume: 65-12, Section: B, page: 6577.

Thesis (Ph.D.)--Virginia Polytechnic Institute and State University, 2005.

With the ever increasing complexity of digital systems, functional verification has become a daunting task to circuit designers. Functional verification alone often surpasses 70% of the total development cost and the situation has been projected to continue to worsen. The most critical limitations of existing techniques are the capacity issue and the run-time issue.

ISBN: 049690079XSubjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Design verification for sequential systems at various abstraction levels.
LDR:02601nmm 2200301 4500 001 1815374
005 20060710075935.5
008 130610s2005 eng d
020 $a 049690079X
035 $a (UnM)AAI3157759
035 $a AAI3157759
040 $a UnM $c UnM
100 1 $a Zhang, Liang. $3 1613704
245 1 0 $a Design verification for sequential systems at various abstraction levels.
300 $a 139 p.
500 $a Source: Dissertation Abstracts International, Volume: 65-12, Section: B, page: 6577.
500 $a Chair: Michael S. Hsiao.
502 $a Thesis (Ph.D.)--Virginia Polytechnic Institute and State University, 2005.
520 $a With the ever increasing complexity of digital systems, functional verification has become a daunting task to circuit designers. Functional verification alone often surpasses 70% of the total development cost and the situation has been projected to continue to worsen. The most critical limitations of existing techniques are the capacity issue and the run-time issue.
520 $a This dissertation addresses the functional verification problem using a unified approach, which utilizes different core algorithms at various abstraction levels.
520 $a At the logic level, we focus on incorporating a set of novel ideas to existing formal verification approaches. First, we present a number of powerful optimizations to improve the performance and capacity of a typical SAT-based bounded model checking framework. Secondly, we present a novel method for performing dynamic abstraction within a framework for abstraction-refinement based model checking. Experiments on a wide range of industrial designs have shown that the proposed optimizations consistently provide between 1--2 orders of magnitude speedup and can be extremely useful in enhancing the efficacy of existing formal verification algorithms.
520 $a At the register transfer level, where the formal verification is less likely to succeed, we developed an efficient ATPG-based validation framework, which leverages the high level circuit information and an improved observability-enhanced coverage to generate high quality validation sequences. Experiments show that our approach is able to generate high quality validation vectors, which achieve both high tag coverage and high bug coverage with extremely low computational cost.
590 $a School code: 0247.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 0 $a Virginia Polytechnic Institute and State University. $3 1017496
773 0 $t Dissertation Abstracts International $g 65-12B.
790 1 0 $a Hsiao, Michael S., $e advisor
790 $a 0247
791 $a Ph.D.
792 $a 2005
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3157759