東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Design of High Speed I/O Interfaces ...

Agrawal, Ankur.

FindBook

Google Book

Amazon

博客來

Design of High Speed I/O Interfaces for High Performance Microprocessors.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Design of High Speed I/O Interfaces for High Performance Microprocessors./
作者:	Agrawal, Ankur.
面頁冊數:	125 p.
附註:	Source: Dissertation Abstracts International, Volume: 72-01, Section: B, page: 0417.
Contained By:	Dissertation Abstracts International72-01B.
標題:	Engineering, Computer. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3435456
ISBN:	9781124339979

Design of High Speed I/O Interfaces for High Performance Microprocessors.
Agrawal, Ankur.

Design of High Speed I/O Interfaces for High Performance Microprocessors. - 125 p.

Source: Dissertation Abstracts International, Volume: 72-01, Section: B, page: 0417.

Thesis (Ph.D.)--Harvard University, 2010.

Advances in CMOS process technology have enabled high performance microprocessors that run multiple threads in parallel at multi-gigahertz clock frequencies. The off-chip input/output (I/O) bandwidth of these chips should scale along with the on-chip computation capacity in order for the entire system to reap performance benefits. However, scaling of off-chip I/O bandwidth is constrained by limited physical pin resources, legacy interconnect technology and increasingly noisy on-chip environment. Limited power budgets and process/voltage/temperature (PVT) variations present additional challenges to the design of I/O circuits.

ISBN: 9781124339979Subjects--Topical Terms:

1669061
Engineering, Computer.

Design of High Speed I/O Interfaces for High Performance Microprocessors.
LDR:03425nam 2200313 4500 001 1404869
005 20111201132943.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9781124339979
035 $a (UMI)AAI3435456
035 $a AAI3435456
040 $a UMI $c UMI
100 1 $a Agrawal, Ankur. $3 1684212
245 1 0 $a Design of High Speed I/O Interfaces for High Performance Microprocessors.
300 $a 125 p.
500 $a Source: Dissertation Abstracts International, Volume: 72-01, Section: B, page: 0417.
500 $a Adviser: Gu-Yeon Wei.
502 $a Thesis (Ph.D.)--Harvard University, 2010.
520 $a Advances in CMOS process technology have enabled high performance microprocessors that run multiple threads in parallel at multi-gigahertz clock frequencies. The off-chip input/output (I/O) bandwidth of these chips should scale along with the on-chip computation capacity in order for the entire system to reap performance benefits. However, scaling of off-chip I/O bandwidth is constrained by limited physical pin resources, legacy interconnect technology and increasingly noisy on-chip environment. Limited power budgets and process/voltage/temperature (PVT) variations present additional challenges to the design of I/O circuits.
520 $a This thesis focuses on the need to improve timing margin at the data samplers in the receivers, to enable higher symbol-rates per channel. The first part of this thesis describes a technique to reclaim timing margin lost to jitter both in the transmitted data and sampling clock. The second part discusses two techniques to correct for static phase errors in the sampling clocks that can degrade timing margin. Two test-chips, designed and fabricated in 0.13microm CMOS technology, demonstrate the efficacy of these techniques.
520 $a An 8-channel, 5 Gb/s per channel receiver demonstrates a collaborative timing recovery architecture. The receiver architecture exploits synchrony in transmitted data streams in a parallel interface and combines error information from multiple phase detectors in the receiver to produce one global synthesized clock. Experimental results from the prototype test-chip confirm the enhanced jitter tracking bandwidth and lower dithering jitter on the recovered clock. This chip also enables measurements that demonstrate the advantages and disadvantages of employing delay-locked loops (DLL) in the receivers. Two techniques to condition the clock signals entering the DLL are proposed that reduce the errors in phase-spacing matching between adjacent phases of the DLL and improve receiver timing margins.
520 $a A digital calibration technique takes a more general and inclusive approach towards correcting phase-spacing mismatches in multi-phase clock generators. A shared-DAC scheme reduces the area consumption of phase-correction circuits by more than 60%. This technique is implemented to correct phase-spacing mismatches in a 8-phase 1.6 GHz DLL. Experiments performed on the test-chip demonstrate reduction in peak differential non-linearity (DNL) from 37 ps to 0.45 ps, while avoiding any additional jitter penalties from the shared-DAC scheme.
590 $a School code: 0084.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0464
690 $a 0544
710 2 $a Harvard University. $3 528741
773 0 $t Dissertation Abstracts International $g 72-01B.
790 1 0 $a Wei, Gu-Yeon, $e advisor
790 $a 0084
791 $a Ph.D.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3435456