東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Optimizing voltage gain, thermal noi...

Yang, Yi.

Linked to FindBook

Google Book

Amazon

博客來

Optimizing voltage gain, thermal noise, and settling time of CMOS operational amplifiers by using moderate inversion.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Optimizing voltage gain, thermal noise, and settling time of CMOS operational amplifiers by using moderate inversion./
Author:	Yang, Yi.
Description:	110 p.
Notes:	Source: Dissertation Abstracts International, Volume: 71-08, Section: B, page: 5036.
Contained By:	Dissertation Abstracts International71-08B.
Subject:	Engineering, Electronics and Electrical. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3415792
ISBN:	9781124103525

Optimizing voltage gain, thermal noise, and settling time of CMOS operational amplifiers by using moderate inversion.
Yang, Yi.

Optimizing voltage gain, thermal noise, and settling time of CMOS operational amplifiers by using moderate inversion. - 110 p.

Source: Dissertation Abstracts International, Volume: 71-08, Section: B, page: 5036.

Thesis (Ph.D.)--The University of North Carolina at Charlotte, 2010.

Complementary metal-oxide silicon (CMOS) amplifiers used in switched capacitor circuits require high voltage gain, low input-referred thermal-noise voltage, and fast settling time. This dissertation presents optimization techniques for two types of CMOS amplifiers. The first amplifier is a two-stage, Miller-compensated, low-voltage amplifier. As the CMOS transistor size and power supply voltage for integrated circuits continue to decrease, the two-stage amplifier with folded-cascode first stage is a good choice for high gain, wide bandwidth, and low voltage operation. This dissertation presents a new optimization method that uses the CMOS transistor inversion level and moderate-inversion operation for selected devices. This achieves required performance while saving about 37% in power consumption compared to existing strong-inversion designs. The second amplifier presented is a gain-boosted, single-stage amplifier. This amplifier has high voltage gain and improved frequency and transient performance at lower power consumption compared to two-stage amplifiers. This dissertation investigates the frequency response of the internal gain boosting amplifier and describes a new compensation method to improve the amplifier frequency response. This saves about 70% in power consumption for the internal gain boosting amplifier compared to existing designs. Finally, this dissertation presents the use of low flicker noise CMOS amplifiers for continuous-time, sigma-delta modulators in analog-to-digital converters (ADCs) used for wireless biomedical sensing applications.

ISBN: 9781124103525Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Optimizing voltage gain, thermal noise, and settling time of CMOS operational amplifiers by using moderate inversion.
LDR:02515nam 2200265 4500 001 1404561
005 20111130124038.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9781124103525
035 $a (UMI)AAI3415792
035 $a AAI3415792
040 $a UMI $c UMI
100 1 $a Yang, Yi. $3 1292391
245 1 0 $a Optimizing voltage gain, thermal noise, and settling time of CMOS operational amplifiers by using moderate inversion.
300 $a 110 p.
500 $a Source: Dissertation Abstracts International, Volume: 71-08, Section: B, page: 5036.
500 $a Adviser: David M. Binkley.
502 $a Thesis (Ph.D.)--The University of North Carolina at Charlotte, 2010.
520 $a Complementary metal-oxide silicon (CMOS) amplifiers used in switched capacitor circuits require high voltage gain, low input-referred thermal-noise voltage, and fast settling time. This dissertation presents optimization techniques for two types of CMOS amplifiers. The first amplifier is a two-stage, Miller-compensated, low-voltage amplifier. As the CMOS transistor size and power supply voltage for integrated circuits continue to decrease, the two-stage amplifier with folded-cascode first stage is a good choice for high gain, wide bandwidth, and low voltage operation. This dissertation presents a new optimization method that uses the CMOS transistor inversion level and moderate-inversion operation for selected devices. This achieves required performance while saving about 37% in power consumption compared to existing strong-inversion designs. The second amplifier presented is a gain-boosted, single-stage amplifier. This amplifier has high voltage gain and improved frequency and transient performance at lower power consumption compared to two-stage amplifiers. This dissertation investigates the frequency response of the internal gain boosting amplifier and describes a new compensation method to improve the amplifier frequency response. This saves about 70% in power consumption for the internal gain boosting amplifier compared to existing designs. Finally, this dissertation presents the use of low flicker noise CMOS amplifiers for continuous-time, sigma-delta modulators in analog-to-digital converters (ADCs) used for wireless biomedical sensing applications.
590 $a School code: 0694.
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0544
710 2 $a The University of North Carolina at Charlotte. $3 1026752
773 0 $t Dissertation Abstracts International $g 71-08B.
790 1 0 $a Binkley, David M., $e advisor
790 $a 0694
791 $a Ph.D.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3415792