東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Cross-layer design methodologies for...

Karakonstantis, Georgios.

Linked to FindBook

Google Book

Amazon

博客來

Cross-layer design methodologies for energy efficient and variation tolerant circuits and systems.

Record Type:	Language materials, printed : Monograph/item
Title/Author:	Cross-layer design methodologies for energy efficient and variation tolerant circuits and systems./
Author:	Karakonstantis, Georgios.
Description:	206 p.
Notes:	Source: Dissertation Abstracts International, Volume: 72-07, Section: B, page: .
Contained By:	Dissertation Abstracts International72-07B.
Subject:	Engineering, Computer. -
Online resource:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3453129
ISBN:	9781124610771

Cross-layer design methodologies for energy efficient and variation tolerant circuits and systems.
Karakonstantis, Georgios.

Cross-layer design methodologies for energy efficient and variation tolerant circuits and systems. - 206 p.

Source: Dissertation Abstracts International, Volume: 72-07, Section: B, page: .

Thesis (Ph.D.)--Purdue University, 2010.

The demand for richer services, multifunctional portable devices and high data rates can be only envisioned due to the improvements in semiconductor technology. Unfortunately, sub-90 nm process nodes uncover the nanometer Pandora-box exposing the barriers of technology scaling - increased power dissipation and parametric variations. The contradictory design requirements of these issues makes the development of low power and robust systems one of the most challenging design problem today. To that effect, we present cross-layer methodologies that address low power and variation-tolerance with low-overhead, at the system level where it is possible to effectively trade-off circuit level metrics such as power and delay with system level metrics such as quality-of-results and tolerance-to-variations. The proposed techniques exploit algorithmic properties to modify the computational complexity of digital signal processing systems in order to tackle delay failures, the common symptoms of parametric variations and voltage over-scaling, which is very effective in power reduction. The principal idea is to protect the significant computations of an algorithm that contribute significantly to the output quality by combining circuit/architecture techniques ensuring that any delay failure will affect only the less contributive computations, thereby leading to minor/acceptable quality degradation. The proposed significance driven design technique is applied to various types of designs that include logic and memory architectures and digital-signal-processing systems. Specifically, the technique is adopted to the design of ubiquitous logic blocks of DSP systems, FIR filters, color interpolation and discrete cosine transform architectures. Furthermore, a novel low power and robust embedded memory for multimedia applications is developed by combining the significance driven approach with circuit and architecture level memory design techniques. Finally, HERQULES, a unique and elegant mathematical solution to the exploration and identification of energy efficient techniques at the various levels of hardware stack that takes into consideration system level interactions between the blocks of a system is presented.

ISBN: 9781124610771Subjects--Topical Terms:

1669061
Engineering, Computer.

Cross-layer design methodologies for energy efficient and variation tolerant circuits and systems.
LDR:03281nam 2200313 4500 001 1403344
005 20111115085215.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9781124610771
035 $a (UMI)AAI3453129
035 $a AAI3453129
040 $a UMI $c UMI
100 1 $a Karakonstantis, Georgios. $3 1682601
245 1 0 $a Cross-layer design methodologies for energy efficient and variation tolerant circuits and systems.
300 $a 206 p.
500 $a Source: Dissertation Abstracts International, Volume: 72-07, Section: B, page: .
500 $a Adviser: Kaushik Roy.
502 $a Thesis (Ph.D.)--Purdue University, 2010.
520 $a The demand for richer services, multifunctional portable devices and high data rates can be only envisioned due to the improvements in semiconductor technology. Unfortunately, sub-90 nm process nodes uncover the nanometer Pandora-box exposing the barriers of technology scaling - increased power dissipation and parametric variations. The contradictory design requirements of these issues makes the development of low power and robust systems one of the most challenging design problem today. To that effect, we present cross-layer methodologies that address low power and variation-tolerance with low-overhead, at the system level where it is possible to effectively trade-off circuit level metrics such as power and delay with system level metrics such as quality-of-results and tolerance-to-variations. The proposed techniques exploit algorithmic properties to modify the computational complexity of digital signal processing systems in order to tackle delay failures, the common symptoms of parametric variations and voltage over-scaling, which is very effective in power reduction. The principal idea is to protect the significant computations of an algorithm that contribute significantly to the output quality by combining circuit/architecture techniques ensuring that any delay failure will affect only the less contributive computations, thereby leading to minor/acceptable quality degradation. The proposed significance driven design technique is applied to various types of designs that include logic and memory architectures and digital-signal-processing systems. Specifically, the technique is adopted to the design of ubiquitous logic blocks of DSP systems, FIR filters, color interpolation and discrete cosine transform architectures. Furthermore, a novel low power and robust embedded memory for multimedia applications is developed by combining the significance driven approach with circuit and architecture level memory design techniques. Finally, HERQULES, a unique and elegant mathematical solution to the exploration and identification of energy efficient techniques at the various levels of hardware stack that takes into consideration system level interactions between the blocks of a system is presented.
590 $a School code: 0183.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0464
690 $a 0544
710 2 $a Purdue University. $b Electrical and Computer Engineering. $3 1018497
773 0 $t Dissertation Abstracts International $g 72-07B.
790 1 0 $a Roy, Kaushik, $e advisor
790 1 0 $a Jung, Byunghoo $e committee member
790 1 0 $a Stamoulis, Georgios $e committee member
790 1 0 $a Zoltowski, Michael D. $e committee member
790 $a 0183
791 $a Ph.D.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3453129