Language:
English
繁體中文
Help
回圖書館首頁
手機版館藏查詢
Login
Back
Switch To:
Labeled
|
MARC Mode
|
ISBD
Parallelization and performance-tuni...
~
Dave, Chirag Uday.
Linked to FindBook
Google Book
Amazon
博客來
Parallelization and performance-tuning: Automating two essential techniques in the multicore era.
Record Type:
Language materials, printed : Monograph/item
Title/Author:
Parallelization and performance-tuning: Automating two essential techniques in the multicore era./
Author:
Dave, Chirag Uday.
Description:
90 p.
Notes:
Source: Masters Abstracts International, Volume: 49-01, page: 0560.
Contained By:
Masters Abstracts International49-01.
Subject:
Engineering, Computer. -
Online resource:
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1479703
ISBN:
9781124154978
Parallelization and performance-tuning: Automating two essential techniques in the multicore era.
Dave, Chirag Uday.
Parallelization and performance-tuning: Automating two essential techniques in the multicore era.
- 90 p.
Source: Masters Abstracts International, Volume: 49-01, page: 0560.
Thesis (M.S.E.C.E.)--Purdue University, 2010.
In today's multicore era, parallelization of serial code is essential in order to exploit the architectures' performance potential. Parallelization, especially of legacy code, however, proves to be a challenge as manual efforts must either be directed towards algorithmic modifications or towards analysis of computationally intensive sections of code for the best possible parallel performance, both of which are difficult and time-consuming. Automatic parallelization uses sophisticated compile-time techniques in order to identify parallelism in serial programs, thus reducing the burden on the program developer. This work considers the implementation of important parallelization techniques such as Data dependence analysis and advanced Points-to and Alias analysis in a source-to-source parallelizing compiler, Cetus. Auto-parallelization results are provided across a set of benchmarks from the NAS Parallel and SPEC OMPM2001 suites.
ISBN: 9781124154978Subjects--Topical Terms:
1669061
Engineering, Computer.
Parallelization and performance-tuning: Automating two essential techniques in the multicore era.
LDR
:03264nam 2200301 4500
001
1395513
005
20110518115311.5
008
130515s2010 ||||||||||||||||| ||eng d
020
$a
9781124154978
035
$a
(UMI)AAI1479703
035
$a
AAI1479703
040
$a
UMI
$c
UMI
100
1
$a
Dave, Chirag Uday.
$3
1674215
245
1 0
$a
Parallelization and performance-tuning: Automating two essential techniques in the multicore era.
300
$a
90 p.
500
$a
Source: Masters Abstracts International, Volume: 49-01, page: 0560.
500
$a
Adviser: Rudolf Eigenmann.
502
$a
Thesis (M.S.E.C.E.)--Purdue University, 2010.
520
$a
In today's multicore era, parallelization of serial code is essential in order to exploit the architectures' performance potential. Parallelization, especially of legacy code, however, proves to be a challenge as manual efforts must either be directed towards algorithmic modifications or towards analysis of computationally intensive sections of code for the best possible parallel performance, both of which are difficult and time-consuming. Automatic parallelization uses sophisticated compile-time techniques in order to identify parallelism in serial programs, thus reducing the burden on the program developer. This work considers the implementation of important parallelization techniques such as Data dependence analysis and advanced Points-to and Alias analysis in a source-to-source parallelizing compiler, Cetus. Auto-parallelization results are provided across a set of benchmarks from the NAS Parallel and SPEC OMPM2001 suites.
520
$a
A key difficulty in using automatic parallelization, however, is that optimizing compilers are generally unable to estimate the performance of an application or even a program section at compile-time, and so the task of performance improvement invariably rests with the developer. Automatic tuning uses static analysis and runtime performance metrics to determine the best possible compile-time approach for optimal application performance. This work describes an offline tuning approach that uses Cetus with an additional tuning framework to tune parallel application performance. An existing, generic tuning algorithm called Combined Elimination is used to study the effect of serializing parallelizable loops based on measured whole program execution time. The outcome is a combination of parallel loops that ensures to equal or improve performance over the original program. The results from the autotuning approach are compared against hand-parallelized C benchmarks from the SPEC OMPM2001 and NAS Parallel suites. The auto-parallelized and auto-tuned versions are close to serial performance or better than serial in most cases and always out-perform state-of-the-art parallelizers such as Intel's ICC. Additional parallelization techniques and more extraction of beneficial parallelism can help improve the tuning results further.
590
$a
School code: 0183.
650
4
$a
Engineering, Computer.
$3
1669061
690
$a
0464
710
2
$a
Purdue University.
$b
Electrical and Computer Engineering.
$3
1018497
773
0
$t
Masters Abstracts International
$g
49-01.
790
1 0
$a
Eigenmann, Rudolf,
$e
advisor
790
1 0
$a
Midkiff, Samuel P.
$e
committee member
790
1 0
$a
Li, Zhiyuan
$e
committee member
790
$a
0183
791
$a
M.S.E.C.E.
792
$a
2010
856
4 0
$u
http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1479703
based on 0 review(s)
Location:
ALL
電子資源
Year:
Volume Number:
Items
1 records • Pages 1 •
1
Inventory Number
Location Name
Item Class
Material type
Call number
Usage Class
Loan Status
No. of reservations
Opac note
Attachments
W9158652
電子資源
11.線上閱覽_V
電子書
EB
一般使用(Normal)
On shelf
0
1 records • Pages 1 •
1
Multimedia
Reviews
Add a review
and share your thoughts with other readers
Export
pickup library
Processing
...
Change password
Login