東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Multi-threshold CMOS circuit design ...

Thian, Ross.

FindBook

Google Book

Amazon

博客來

Multi-threshold CMOS circuit design methodology from 2D to 3D.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Multi-threshold CMOS circuit design methodology from 2D to 3D./
作者:	Thian, Ross.
面頁冊數:	97 p.
附註:	Source: Masters Abstracts International, Volume: 49-02, page: .
Contained By:	Masters Abstracts International49-02.
標題:	Engineering, Computer. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1482775
ISBN:	9781124309323

Multi-threshold CMOS circuit design methodology from 2D to 3D.
Thian, Ross.

Multi-threshold CMOS circuit design methodology from 2D to 3D. - 97 p.

Source: Masters Abstracts International, Volume: 49-02, page: .

Thesis (M.S.Cmp.E.)--University of Arkansas, 2010.

A new and exciting approach in digital IC design in order to accommodate the Moore's law is 3D chip stacking. Chip stacking offers more transistors per chip, reduced wire lengths, and increased memory access bandwidths. This thesis demonstrates that traditional 2D design flow can be adapted for 3D chip stacking. 3D chip stacking has a serious drawback: heat generation. Die-on-die architecture reduces exposed surface area for heat dissipation. In order to reduce heat generation, a low power technique named Multi-Threshold CMOS (MTCMOS) was incorporated in this work. MTCMOS required designing a power management unit (to control when and which gates are powered), a MTCMOS gate library, and a state saving D-Flip-Flop. This thesis demonstrates converting a traditional 2D chip to a low heat 3D chip design with the use of MTCMOS technology using industry-standard CAD tools.

ISBN: 9781124309323Subjects--Topical Terms:

1669061
Engineering, Computer.

Multi-threshold CMOS circuit design methodology from 2D to 3D.
LDR:01873nam 2200313 4500 001 1393990
005 20110415112036.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9781124309323
035 $a (UMI)AAI1482775
035 $a AAI1482775
040 $a UMI $c UMI
100 1 $a Thian, Ross. $3 1672577
245 1 0 $a Multi-threshold CMOS circuit design methodology from 2D to 3D.
300 $a 97 p.
500 $a Source: Masters Abstracts International, Volume: 49-02, page: .
500 $a Adviser: Jia Di.
502 $a Thesis (M.S.Cmp.E.)--University of Arkansas, 2010.
520 $a A new and exciting approach in digital IC design in order to accommodate the Moore's law is 3D chip stacking. Chip stacking offers more transistors per chip, reduced wire lengths, and increased memory access bandwidths. This thesis demonstrates that traditional 2D design flow can be adapted for 3D chip stacking. 3D chip stacking has a serious drawback: heat generation. Die-on-die architecture reduces exposed surface area for heat dissipation. In order to reduce heat generation, a low power technique named Multi-Threshold CMOS (MTCMOS) was incorporated in this work. MTCMOS required designing a power management unit (to control when and which gates are powered), a MTCMOS gate library, and a state saving D-Flip-Flop. This thesis demonstrates converting a traditional 2D chip to a low heat 3D chip design with the use of MTCMOS technology using industry-standard CAD tools.
590 $a School code: 0011.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Engineering, Electronics and Electrical. $3 626636
690 $a 0464
690 $a 0544
710 2 $a University of Arkansas. $b Computer Engineering. $3 1672578
773 0 $t Masters Abstracts International $g 49-02.
790 1 0 $a Di, Jia, $e advisor
790 1 0 $a Thompson, Dale R. $e committee member
790 1 0 $a Parkerson, James P. $e committee member
790 1 0 $a Smith, Scott C. $e committee member
790 $a 0011
791 $a M.S.Cmp.E.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=1482775