東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

A reliable design flow for platform ...

Mangalagiri, Prasanth.

FindBook

Google Book

Amazon

博客來

A reliable design flow for platform FPGAs.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	A reliable design flow for platform FPGAs./
作者:	Mangalagiri, Prasanth.
面頁冊數:	111 p.
附註:	Source: Dissertation Abstracts International, Volume: 71-09, Section: B, page: 5663.
Contained By:	Dissertation Abstracts International71-09B.
標題:	Engineering, Computer. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3420247
ISBN:	9781124185347

A reliable design flow for platform FPGAs.
Mangalagiri, Prasanth.

A reliable design flow for platform FPGAs. - 111 p.

Source: Dissertation Abstracts International, Volume: 71-09, Section: B, page: 5663.

Thesis (Ph.D.)--The Pennsylvania State University, 2010.

Aggressive technology scaling over the years has led to increased levels of integration and heterogeneity in the design fabric of Field Programmable Gate Arrays (FPGAs). Platform FPGAs today have evolved from mere prototyping devices to powerful domain-specific reconfigurable processors. Traditionally FPGA design flows have been designed to optimize the resulting design for area, performance, and power consumption. Such deterministic optimization techniques are oblivious to the changes in the device characteristics due to variations during the manufacturing process and their subsequent degradation in time due to various operational stress phenomenon. Additionally, as the device feature sizes shrink the impact of operation conditions such as temperature and supply voltage on the lifetime degradation of components increases exponentially. Consequently, the resulting designs are sub-optimal in performance and result in a low mean time to failure MTTF of the target FPGA platform. In this work we address the impact of various aging based failure mechanisms, and process variations on the reliability, performance, and power consumption of the resulting design. We present a tool flow that models the device degradation characteristics and incorporates heuristics based on such an analysis into various key stages of the FPGA design flow. We also studied the impact of process variations on various routing elements of an FPGA and developed a statistically intelligent routing algorithm SIRA to improve the timing and power yields of the target design. We then studied the temperature variations both across and with-in designs by developing a thermal estimation tool Tprof. The thermal map generated by Tprof was used to analyze the impact of temperature variations on the lifetime reliability of platform FPGAs. We then explored the impact of voltage variations in dual-Vdd based FPGA architectures on lifetime reliability and power consumption of platform FPGAs. The insights acquired by analyzing the device degradation and lifetime characteristics were used to incorporate reliability and degradation awareness into various stages of the design flow. We plan to extend the reliability frame work to study the impact of process variations on thermal and voltage dependent intrinsic failure mechanisms. We also plan to validate the reliability framework by integrating it into FANTOM, an Algorithm Architecture Co-design framework.

ISBN: 9781124185347Subjects--Topical Terms:

1669061
Engineering, Computer.

A reliable design flow for platform FPGAs.
LDR:03346nam 2200289 4500 001 1393893
005 20110415112011.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9781124185347
035 $a (UMI)AAI3420247
035 $a AAI3420247
040 $a UMI $c UMI
100 1 $a Mangalagiri, Prasanth. $3 1672473
245 1 2 $a A reliable design flow for platform FPGAs.
300 $a 111 p.
500 $a Source: Dissertation Abstracts International, Volume: 71-09, Section: B, page: 5663.
500 $a Adviser: Vijaykrishnan Narayanan.
502 $a Thesis (Ph.D.)--The Pennsylvania State University, 2010.
520 $a Aggressive technology scaling over the years has led to increased levels of integration and heterogeneity in the design fabric of Field Programmable Gate Arrays (FPGAs). Platform FPGAs today have evolved from mere prototyping devices to powerful domain-specific reconfigurable processors. Traditionally FPGA design flows have been designed to optimize the resulting design for area, performance, and power consumption. Such deterministic optimization techniques are oblivious to the changes in the device characteristics due to variations during the manufacturing process and their subsequent degradation in time due to various operational stress phenomenon. Additionally, as the device feature sizes shrink the impact of operation conditions such as temperature and supply voltage on the lifetime degradation of components increases exponentially. Consequently, the resulting designs are sub-optimal in performance and result in a low mean time to failure MTTF of the target FPGA platform. In this work we address the impact of various aging based failure mechanisms, and process variations on the reliability, performance, and power consumption of the resulting design. We present a tool flow that models the device degradation characteristics and incorporates heuristics based on such an analysis into various key stages of the FPGA design flow. We also studied the impact of process variations on various routing elements of an FPGA and developed a statistically intelligent routing algorithm SIRA to improve the timing and power yields of the target design. We then studied the temperature variations both across and with-in designs by developing a thermal estimation tool Tprof. The thermal map generated by Tprof was used to analyze the impact of temperature variations on the lifetime reliability of platform FPGAs. We then explored the impact of voltage variations in dual-Vdd based FPGA architectures on lifetime reliability and power consumption of platform FPGAs. The insights acquired by analyzing the device degradation and lifetime characteristics were used to incorporate reliability and degradation awareness into various stages of the design flow. We plan to extend the reliability frame work to study the impact of process variations on thermal and voltage dependent intrinsic failure mechanisms. We also plan to validate the reliability framework by integrating it into FANTOM, an Algorithm Architecture Co-design framework.
590 $a School code: 0176.
650 4 $a Engineering, Computer. $3 1669061
650 4 $a Engineering, Electronics and Electrical. $3 626636
650 4 $a Computer Science. $3 626642
690 $a 0464
690 $a 0544
690 $a 0984
710 2 $a The Pennsylvania State University. $3 699896
773 0 $t Dissertation Abstracts International $g 71-09B.
790 1 0 $a Narayanan, Vijaykrishnan, $e advisor
790 $a 0176
791 $a Ph.D.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3420247