東華大學圖書館 |

語系: 繁體中文

說明(常見問題)

回圖書館首頁

手機版館藏查詢

登入

回首頁

切換: 標籤 | MARC模式 | ISBD

Advanced source/drain and contact de...

Vega, Reinaldo.

FindBook

Google Book

Amazon

博客來

Advanced source/drain and contact design for nanoscale CMOS.

紀錄類型:	書目-語言資料,印刷品 : Monograph/item
正題名/作者:	Advanced source/drain and contact design for nanoscale CMOS./
作者:	Vega, Reinaldo.
面頁冊數:	143 p.
附註:	Source: Dissertation Abstracts International, Volume: 71-09, Section: B, page: .
Contained By:	Dissertation Abstracts International71-09B.
標題:	Engineering, Electronics and Electrical. -
電子資源:	http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3413512
ISBN:	9781124142128

Advanced source/drain and contact design for nanoscale CMOS.
Vega, Reinaldo.

Advanced source/drain and contact design for nanoscale CMOS. - 143 p.

Source: Dissertation Abstracts International, Volume: 71-09, Section: B, page: .

Thesis (Ph.D.)--University of California, Berkeley, 2010.

The development of nanoscale MOSFETs has given rise to increased attention paid to the role of parasitic source/drain and contact resistance as a performance-limiting factor. Dopant-segregated Schottky (DSS) source/drain MOSFETs have become popular in recent years to address this series resistance issue, since DSS source/drain regions comprise primarily of metal or metal silicide. The small source/drain extension (SDE) regions extending from the metallic contact regions are an important design parameter in DSS MOSFETs, since their size and concentration affect contact resistance, series resistance, band-to-band tunneling (BTBT), SDE tunneling, and direct source-to-drain tunneling (DSDT) leakage. This work investigates key design issues surrounding DSS MOSFETs from both a modeling and experimental perspective, including the effect of SDE design on ambipolar leakage, the effect of random dopant fluctuation (RDF) on specific contact resistivity, 3D FinFET source/drain and contact design optimization, and experimental methods to achieve tuning of the SDE region.

ISBN: 9781124142128Subjects--Topical Terms:

626636
Engineering, Electronics and Electrical.

Advanced source/drain and contact design for nanoscale CMOS.
LDR:03377nam 2200325 4500 001 1392606
005 20110218114625.5
008 130515s2010 ||||||||||||||||| ||eng d
020 $a 9781124142128
035 $a (UMI)AAI3413512
035 $a AAI3413512
040 $a UMI $c UMI
100 1 $a Vega, Reinaldo. $3 1671068
245 1 0 $a Advanced source/drain and contact design for nanoscale CMOS.
300 $a 143 p.
500 $a Source: Dissertation Abstracts International, Volume: 71-09, Section: B, page: .
500 $a Adviser: Tsu-Jae King Liu.
502 $a Thesis (Ph.D.)--University of California, Berkeley, 2010.
520 $a The development of nanoscale MOSFETs has given rise to increased attention paid to the role of parasitic source/drain and contact resistance as a performance-limiting factor. Dopant-segregated Schottky (DSS) source/drain MOSFETs have become popular in recent years to address this series resistance issue, since DSS source/drain regions comprise primarily of metal or metal silicide. The small source/drain extension (SDE) regions extending from the metallic contact regions are an important design parameter in DSS MOSFETs, since their size and concentration affect contact resistance, series resistance, band-to-band tunneling (BTBT), SDE tunneling, and direct source-to-drain tunneling (DSDT) leakage. This work investigates key design issues surrounding DSS MOSFETs from both a modeling and experimental perspective, including the effect of SDE design on ambipolar leakage, the effect of random dopant fluctuation (RDF) on specific contact resistivity, 3D FinFET source/drain and contact design optimization, and experimental methods to achieve tuning of the SDE region.
520 $a It is found that DSS MOSFETs are appropriate for thin body high performance (HP) and low operating power (LOP) MOSFETs, but not low standby power (LSTP) MOSFETs, due to a trade-off between ambipolar leakage and contact resistance. It is also found that DSDT will not limit DSS MOSFET scalability, nor will RDF limit contact resistance scaling, at the end of the CMOS roadmap. Furthermore, it is found that SDE tunability in DSS MOSFETs is achievable in the real-world, for an implant-to-silicide (ITS) process, by employing fluorine implant prior to metal deposition and silicidation. This is found to open up the DSS process design space for the trade-off between SDE junction depth and contact resistance. Si1-xGex process technology is also explored, and Ge melt processing is found to be a promising low-cost alternative to epitaxial Si1-xGex growth for forming crystalline Si1-xGe x films.
520 $a Finally, a new device structure is proposed, wherein a bulk Tri-Gate MOSFET utilizes high-k trench isolation (HTI) to achieve enhanced control over short channel effects. This structure (the HTI MOSFET) is shown, through 3D TCAD modeling, to extend bulk LSTP scalability to the end of the CMOS roadmap. In a direct performance comparison to FinFETs, the HTI MOSFET achieves competitive circuit delay.
590 $a School code: 0028.
650 4 $a Engineering, Electronics and Electrical. $3 626636
650 4 $a Physics, Solid State. $3 1669244
690 $a 0544
690 $a 0600
710 2 $a University of California, Berkeley. $b Electrical Engineering & Computer Sciences. $3 1671057
773 0 $t Dissertation Abstracts International $g 71-09B.
790 1 0 $a King Liu, Tsu-Jae, $e advisor
790 1 0 $a Hu, Chenming $e committee member
790 1 0 $a Wu, Junqiao $e committee member
790 $a 0028
791 $a Ph.D.
792 $a 2010
856 4 0 $u http://pqdd.sinica.edu.tw/twdaoapp/servlet/advanced?query=3413512