晶片網路
概要
| 作品: | 19 作品在 3 項出版品 3 種語言 | |
|---|---|---|
書目資訊
鏈結動態電壓調整之低功率晶片網路的設計與評估 = = Design and Evaluation of a Low-Power On-Chip Network Based on Dynamic Voltage Scaling with Links /
by:
(書目-語言資料,印刷品)
晶片網路功率消耗管理之動態頻率調整技術設計 = = Design of Dynamic Frequency-Scaling Technique for Managing Power Consumption in NoC /
by:
(書目-語言資料,印刷品)
適用於晶片網路中之多功混合式通訊交換器設計 = = A Versatile Hybrid Switch Architecture for On-Chip Networks /
by:
(書目-語言資料,印刷品)
基於樹狀尋徑架構之晶片網路交換器 = = A Switch for Tree-Based Routing Architectures in On-Chip Networks /
by:
(書目-語言資料,印刷品)
用於電路交換晶片網路之高效率排程 = = Efficient Switch scheduling for Circuit-Switched On-Chip Networks /
by:
(書目-語言資料,印刷品)
應用於非同步電路連接同步核心交換器之晶片網路設計 = = Asynchronous Circuits Interconnect By Using Synchronous Core Switch For NoC Applications /
by:
(書目-語言資料,印刷品)
晶片網路功率消耗管理之適應性動態調整技術 = = Design of Dynamic Adaptive Technique for Managing Power Consumption in NoCs /
by:
(書目-語言資料,印刷品)
晶片網路之樹狀繞徑交換器的交叉陣列仲裁 = = Crossbar Arbitration for Tree-Based Routing Switchesin On-Chip Networks /
by:
(書目-語言資料,印刷品)
不規則網格晶片網路之樹狀繞徑 = = Tree-Based Routing for On-Chip Networks with Irregular Mesh Topology /
by:
(書目-語言資料,印刷品)
電路交換晶片網路之映對與排程 = = Efficient Mapping and Scheduling for Circuit-Switched Network-on-Chip Architectures /
by:
(書目-語言資料,印刷品)
電路交換晶片網路之排程的設計與評估 = = Design and Evaluation of Scheduling for Circuit-Switched Network-on-Chip Architectures /
by:
(書目-語言資料,印刷品)
三維格狀晶片網路之容錯樹狀繞徑 = = Fault-tolerant tree-based routing for 3D mesh on-chip networks /
by:
(書目-語言資料,印刷品)
尋找有缺陷二維晶片網路之有效樹狀繞徑 = = Searching for efficient tree-based routing in faulty 2D mesh on-chip networks /
by:
(書目-語言資料,印刷品)
系統晶片設計上之晶片網路的設計與評估 = = Design and evaluation of network-on-chip architectures for SoC design /
by:
(書目-語言資料,印刷品)
具有錯誤元件之晶片網路架構的尋徑設計 = = Routing for Network-on-Chip Architectures with Faulty Components /
by:
(書目-語言資料,印刷品)
更多
較少的