Language: English

回圖書館首頁

手機版館藏查詢

Login

Languages

English (2)

Jump To : Overview | Titles | Subjects

Cerny, Eduard.

Overview

Works:	2 works in 2 publications in 1 languages

Titles

The power of assertions in SystemVerilog by: Cerny, Eduard.; SpringerLink (Online service) (Electronic resources)

SVA = The Power of Assertions in SystemVerilog / by: Cerny, Eduard.; SpringerLink (Online service) (Electronic resources)

Subjects

Integrated circuits- Verification Verilog (Computer hardware description language) SystemVerilog (Computer hardware description language) Processor Architectures. Circuits and Systems. Engineering. Electrical Engineering. Electronic Circuits and Devices.

Change password

Login