東華大學圖書館 |

Language: English

Help

回圖書館首頁

手機版館藏查詢

Back

Switch To: Labeled | MARC Mode | ISBD

Guide to computer processor architec...

Goossens, Bernard.

Linked to FindBook

Google Book

Amazon

博客來

Guide to computer processor architecture = a RISC-V approach, with high-level synthesis /

Record Type:	Electronic resources : Monograph/item
Title/Author:	Guide to computer processor architecture/ by Bernard Goossens.
Reminder of title:	a RISC-V approach, with high-level synthesis /
Author:	Goossens, Bernard.
Published:	Cham :Springer International Publishing : : 2023.,
Description:	xxv, 439 p. :ill., digital ;24 cm.
[NT 15003449]:	Part I. Single core processors -- 1. Getting Ready -- 2. Building a RISC-V Processor -- 3. Building a Pipelined RISC-V Processor -- 4. Building a RISC-V Processor with a Multi-cycle Pipeline -- 5. Building a RISC-V Processor with a Multiple Hart Pipeline -- Part II. Multiple core processors -- 6. Connecting IPs -- 7. A Multi-core RISC-V Processor -- 8. A Multi-core RISC-V Processor with Multi-hart Cores.
Contained By:	Springer Nature eBook
Subject:	Computer architecture. -
Online resource:	https://doi.org/10.1007/978-3-031-18023-1
ISBN:	9783031180231

Guide to computer processor architecture = a RISC-V approach, with high-level synthesis /
Goossens, Bernard.

Guide to computer processor architecturea RISC-V approach, with high-level synthesis /[electronic resource] :by Bernard Goossens. - Cham :Springer International Publishing :2023. - xxv, 439 p. :ill., digital ;24 cm. - Undergraduate topics in computer science,2197-1781. - Undergraduate topics in computer science..

Part I. Single core processors -- 1. Getting Ready -- 2. Building a RISC-V Processor -- 3. Building a Pipelined RISC-V Processor -- 4. Building a RISC-V Processor with a Multi-cycle Pipeline -- 5. Building a RISC-V Processor with a Multiple Hart Pipeline -- Part II. Multiple core processors -- 6. Connecting IPs -- 7. A Multi-core RISC-V Processor -- 8. A Multi-core RISC-V Processor with Multi-hart Cores.

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore) Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors) The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP) Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development. Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators. Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.

ISBN: 9783031180231

Standard No.: 10.1007/978-3-031-18023-1doiSubjects--Topical Terms:

559837
Computer architecture.

LC Class. No.: QA76.9.A73 / G66 2023

Dewey Class. No.: 004.22

Guide to computer processor architecture = a RISC-V approach, with high-level synthesis /
LDR:03108nmm a2200337 a 4500 001 2315578
003 DE-He213
005 20230126145312.0
006 m d
007 cr nn 008maaau
008 230902s2023 sz s 0 eng d
020 $a 9783031180231 $q (electronic bk.)
020 $a 9783031180224 $q (paper)
024 7 $a 10.1007/978-3-031-18023-1 $2 doi
035 $a 978-3-031-18023-1
040 $a GP $c GP
041 0 $a eng
050 4 $a QA76.9.A73 $b G66 2023
072 7 $a UYF $2 bicssc
072 7 $a COM011000 $2 bisacsh
072 7 $a UYF $2 thema
082 0 4 $a 004.22 $2 23
090 $a QA76.9.A73 $b G659 2023
100 1 $a Goossens, Bernard. $3 3628025
245 1 0 $a Guide to computer processor architecture $h [electronic resource] : $b a RISC-V approach, with high-level synthesis / $c by Bernard Goossens.
260 $a Cham : $b Springer International Publishing : $b Imprint: Springer, $c 2023.
300 $a xxv, 439 p. : $b ill., digital ; $c 24 cm.
490 1 $a Undergraduate topics in computer science, $x 2197-1781
505 0 $a Part I. Single core processors -- 1. Getting Ready -- 2. Building a RISC-V Processor -- 3. Building a Pipelined RISC-V Processor -- 4. Building a RISC-V Processor with a Multi-cycle Pipeline -- 5. Building a RISC-V Processor with a Multiple Hart Pipeline -- Part II. Multiple core processors -- 6. Connecting IPs -- 7. A Multi-core RISC-V Processor -- 8. A Multi-core RISC-V Processor with Multi-hart Cores.
520 $a This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore) Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors) The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP) Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development. Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators. Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.
650 0 $a Computer architecture. $3 559837
650 0 $a RISC microprocessors. $3 666514
650 1 4 $a Processor Architectures. $3 892680
650 2 4 $a Computer Hardware. $3 892776
650 2 4 $a Control Structures and Microprogramming. $3 895886
650 2 4 $a Operating Systems. $3 892491
650 2 4 $a Software Engineering. $3 890874
710 2 $a SpringerLink (Online service) $3 836513
773 0 $t Springer Nature eBook
830 0 $a Undergraduate topics in computer science. $3 1567579
856 4 0 $u https://doi.org/10.1007/978-3-031-18023-1
950 $a Computer Science (SpringerNature-11645)