Language: English

回圖書館首頁

手機版館藏查詢

Login

Languages

English (1)

Jump To : Overview | Titles | Subjects

Lettnin, Djones Vinicius.

Overview

Works:	1 works in 1 publications in 1 languages

Titles

Synthesizable VHDL design for FPGAs by: Bezerra, Eduardo Augusto.; Lettnin, Djones Vinicius.; SpringerLink (Online service) (Electronic resources)

Subjects

Software Engineering/Programming and Operating Systems. Electronics and Microelectronics, Instrumentation. Field programmable gate arrays. Circuits and Systems. VHDL (Computer hardware description language) Engineering.

Change password

Login